Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Northwest Logic Uses Blue Pearl Software's Analyze to Maximize IP Core Quality  
 Printer friendly
 E-Mail Item URL

June 4, 2012 -- Blue Pearl Software, Inc. has announced that Northwest Logic, Inc. uses Blue Pearl's Analyze to maximize the quality of its IP cores.

"We have been using Blue Pearl's Analyze for several years and found it to be very useful in identifying and resolving coding issues. This, in turn, has helped us maximize the quality of our IP cores. We not only use Analyze internally, but also recommend it to our customers and partners," said Brian Daellenbach, President of Northwest Logic.

Analyze is a part of Blue Pearl Software Suite. It provides functional design analysis to verify properties, methodology standards and design rules. Blue Pearl Software Suite accelerates design implementation with its comprehensive RTL analysis, CDC checks and automatic SDC generation. Its Visualization Verification Environment and design technology give users immediate feedback for validating automatically generated pre-synthesis longest paths and SDCs, which are used to drive the efficiency of synthesis and place-and-route tools.



Go to the Blue Pearl Software, Inc. website to find additional information.

E-mail Blue Pearl Software, Inc. for more information.

Read more about
Blue Pearl Software, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, Blue Pearl Software, Northwest Logic,
601/38599 6/4/2012 413 66


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375