Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, June 18, 2013
Versatile OTP Can Replace Several Memories  
Publication: Chip Estimate Corp.
Contributor: Sidense Corp.
 Printer friendly
 E-Mail Item URL

July 15, 2009 -- With the proliferation of embedded memory on all kinds of systems-on-silicon, designers are faced with a dilemma - how to select the right memory for each storage application on their chips. Even within the subset of non-volatile memory (NVM), there are many types of NVM from which to choose: traditional ROM, Flash and eFuse along with several types of other one-time programmable (OTP) memories. Fortunately, with the right type of OTP you can simplify your on-chip memory search, since technology-flexible OTP can replace several, more traditional NVMs on a chip.

By Jim Lipman. Lipman is with Sidense Corp.

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Chip Estimate Corp. website.

Read more about
Sidense Corp.
on SOCcentral.com

Keywords: ASICs, ASIC design, IP, intellectual property, cores, nonvolatile memory, non-volatile memory, NVM, Chip Estimate, Sidense,
590/29354 7/15/2009 2625 195
Designer's Mall
4th Of July countdown banner
0.1557617



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25