Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
How FPGAs Can Address MCUs' General-Purpose I/O Scaling Wall  
Publication: EE Times Programmable Logic Designline
Contributor: Actel Corp.
 Printer friendly
 E-Mail Item URL

September 9, 2009 -- Microcontrollers, in many ways, are the indispensable engines of our world. With hundreds of billions of them in use, MCUs play a variety of different but equally important roles in almost every electronics application imaginable. Inexpensive, easy to use and well understood, MCUs are an integral part of a design engineer's toolkit—and her or she can choose from thousands of controllers and controller variations.

But controllers do run into limits. The general-purpose input and output (GPIO) ports available for a microcontroller are usually limited in number. Many applications require more ports than are available on the microcontroller. And because GPIOs are used for a number of functions like serving as a gateway to numerous peripherals and buses, managing LEDs and interrupt sources, oftentimes more is better.

FPGAs, however, can be deployed to overcome this barrier by adding four 8-bit ports to any 8-bit microcontroller. With the broad IP libraries available from FPGA vendors today, it's a relatively straightforward endeavor. Take the 8051s soft microcontroller core. It can be configured as an 8-bit microcontroller, without sacrificing power budget, cost or board real estate.

By Mike Brogley. (Brogley is IP and Solutions Product Marketing Manager for Actel Corp.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Programmable Logic Designline website.

Read more about
Actel Corp.
on SOCcentral.com

Keywords: FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, microcontrollers, MCUs,
590/29661 9/9/2009 3896 205


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.234375