Page loading . . .

 You are at: The item(s) you requested.Tuesday, December 01, 2015
Cadence Acquires Altos Design Automation   Featured
 Printer friendly
 E-Mail Item URL

May 10, 2011 -- Cadence Design Systems, Inc. has acquired Altos Design Automation, Inc. Altos tools enable ultra-fast and accurate characterization of memory, standard cell libraries and other foundation IP, generating required models for SOC implementation. When combined with the Cadence end-to-end Silicon Realization portfolio, the offering gives designers greater visibility into the effects of noise, timing and power at every phase of the design cycle, including foundation IP design creation, extraction, Spice simulation, and implementation. The acquisition is another important step in delivering on the company's EDA360 vision.

"Foundation IP characterization is becoming mission critical at advanced nodes due to shrinking time-to-market windows, escalating low-power, high-speed design complexities, and variations in advanced processes," said Dr. Chi-Ping Hsu, Senior Vice President, Research and Development, Silicon Realization Group at Cadence. "By extending our Silicon Realization tool offering to include technically superior solutions that automate vital phases of the design process, we deliver the end-to-end approach that is required to ensure our customers' success."

Altos has over 30 customers, including 11 of the top 20 semiconductor companies. Terms of the acquisition were not disclosed.

Go to the Cadence Design Systems, Inc. website to find additional information.

Read more about
Cadence Design Systems, Inc.
Altos Design Automation, Inc.

Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, device characterization, Spice, Spice-like, IP, intellectual property, cores, Cadence Design Systems, Altos Design Automation,
600/33812 5/10/2011 985 146
Designer's Mall

Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
and receive news, article, whitepaper, and product updates bi-weekly.


Verification Contortions

Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Real Talk

Drilling Down on the Internet of Things

Ramesh Dewangan
VP Product Strategy
Real Intent, Inc.

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
DSP Design
Analog Design
Digital Design
Mixed-Signal Design
RF Design
EDA Tool Development

IC Packaging
PCB Design
RTOS Development
RTL Design
SystemC Design
SystemVerilog Design
Verilog Design
VHDL Design

Post a Job
Only $100 for 30 days

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts


Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  1.078125