Page loading . . .

  
 You are at: The item(s) you requested.Saturday, October 25, 2014
DOCEA Power Enhances "What-If" Power Analysis and Optimization  
 Printer friendly
 E-Mail Item URL

June 6, 2011 -- DOCEA Power will introduce and show an enhanced version of its flagship software product, Aceplorer 2.3, with a synthetic view for capturing the power architecture of complex designs at the 48th Design Automation Conference (DAC). This enables what-if analysis and optimization for hardware architecture and the target applications' use cases. Aceplorer models and optimizes electronic design power consumption, early in the design cycle, at the architectural level.

Aceplorer 2.3's new features are built on top of a parameterized power models library. They allow users to set up a complex system design with any number of intellectual property (IP) cores and blocks, voltage clusters or clock domain distributions at a fraction of the time needed with any other methodology.

DOCEA is demonstrating automatic scanning of power reduction techniques efficiencies on a design (dynamic voltage and frequency scaling (DVFS), clock gating, power gating and any combination thereof) and enabling architects to make better quality design decisions early in the process.

DOCEA Power's Aceplorer interoperability with Synopsys electronic system level (ESL) products is being demonstrated at Synopsys' Standards Booth #3328. This interoperability facilitates the import of power-related information for building complex and accurate dynamic scenarios, using performance analysis conducted on virtual platforms.

Go to the DOCEA Power website to find additional information.

E-mail DOCEA Power for more information.

Read more about
DOCEA Power
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, power analysis, power optimization, IP, intellectual property, cores, DOCEA Power, Aceplorer, DAC2011,
600/34022 6/6/2011 814 122
Designer's Mall
Halloween countdown banner
0.46875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.546875