Page loading . . .

  
 You are at: The item(s) you requested.Saturday, November 22, 2014
Alcatel-Lucent Selects NetLogic's IPv6 Knowledge-Based Processors for Multi-Terabit IP Service Routers  
 Printer friendly
 E-Mail Item URL

June 28, 2011 -- NetLogic Microsystems, Inc. today announced that has selected its NL10k knowledge-based processor optimized for IPv6 processing for Alcatel-Lucent's multi-terabit IP Service Router portfolio.

NetLogic Microsystems' NL10k IPv6 knowledge-based processor has been developed in close collaboration with Alcatel-Lucent's R&D team, and has been optimized for Alcatel-Lucent's FP3 network processor and traffic manager. The FP3 silicon was internally developed by Alcatel-Lucent and provides traffic management and network processing at speeds up to 400Gbps with significantly improved power efficiency.

The industry migration from 3G WCDMA and HSPA+ mobile wireless technologies to 4G LTE and LTE-Advanced protocols requires leading service providers worldwide to upgrade their networks to manage the growing demand for higher bandwidth, increased availability and expanded service mix. Alcatel-Lucent's multi-terabit Service Router portfolio incorporates Alcatel-Lucent's new FP3 network processor and NetLogic Microsystems' NL10k device to deliver more speed, more services and more availability while reducing CAPEX and OPEX. Alcatel-Lucent's Service Router portfolio currently has an installed base of over 400+ service provider customers in more than 100 countries.

"We selected NetLogic Microsystems' NL10k knowledge-based processor due to its superior wire-speed performance even when supporting complex classification and forwarding operations on IPv6 packets," said Ken Kutzler, Vice President of Hardware Development for Alcatel-Lucent's IP Division. "Because our service routers require the absolute highest performance knowledge-based processors to address the demands of fixed and mobile broadband services, NetLogic Microsystems' technical leadership makes them a logical silicon partner for us."

To complement the performance of the FP3 network processor and traffic manager, Alcatel-Lucent has selected NetLogic Microsystems' industry-leading NL10k knowledge-based processor that delivers 1.6 billion decisions per second (BDPS) of IPv6 processing, quality-of-service (QoS), ACL security, video/voice forwarding, high-speed packet inspection, billing and VPN at line rates while maximizing energy efficiency of the overall system.

The NL10k knowledge-based processor, which is manufactured in the advanced 40nm process node, integrates 128 high-performance knowledge-based processing engines, and includes an enhanced Intelligent Load Balancing Engine (ILBE) to efficiently allocate multiple tasks and communicate among all the 128 knowledge-based processing engines. The knowledge-based processing engines and ILBE are tightly coupled with integrated advanced Sahasra Algorithmic Engines (SAEs) to lower the power consumption of search processing. The NL10k processor also integrates a Range Encoding Engine (REE), which employs one-hot and fence encoding algorithms to implement range encoding that allows customers to effectively double the efficiency of performing port range inspection, an integral part of packet classification.

Go to the NetLogic Microsystems, Inc. website to find additional information.

E-mail NetLogic Microsystems, Inc. for more information.

Read more about
NetLogic Microsystems, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, microprocessors, MPUs, NetLogic Microsystems, knowledge-based processors, Alcatel-Lucent
600/34174 6/28/2011 1103 116
Designer's Mall

0.46875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.53125