Page loading . . .

  
 You are at: The item(s) you requested.Friday, October 31, 2014
StarChip Introduces SCM Family of SIM Controllers Addressing the M2M Markets  
 Printer friendly
 E-Mail Item URL

June 28, 2011 -- StarChip SAS has announced the availability of its new SCM family of secure SIM controllers addressing M2M (machine-to-machine) markets. The SCM controller family is based on Cortus SA APS3s 32-bit core enabling 20MIPS at 20MHz across an extended range of temperatures (-40C to +105C). A combination of flexibility and extended performance with large data retention (>25years) and best-in-class endurance (up to 2 billion cycles) have been implemented to deliver a robust design suitable for harsh environments.

SCM members (SCM320G and SCM288G) are fully Flash-based, code and data with SST SuperFlash enhanced by E3 (ECUBE) proprietary mechanisms. Both devices are available in VQFN8 package compliant to ETSI TS 102 671 or can be delivered in tested sawn dice on frame.

Extended characterization and production tests have been executed to guaranty the extreme requirements encountered in various applications (metering, health care, industrial, payment, security, maintenance, computing, maintenance, etc.)

Availability

The SCM320G is sampling now and will be delivered in mass production in October 2011 in VQN8 package, wafer form or sawn dice on frame.

Go to the Cortus SA website to find additional information.

E-mail Cortus SA for more information.

Read more about
Cortus SA
and
StarChip SAS
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, microcontrollers, MCUs, StarChip, Cortus,
600/34186 6/28/2011 744 104
Designer's Mall
Halloween countdown banner
0.875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.890625