Page loading . . .

  
 You are at: The item(s) you requested.Monday, September 01, 2014
CEVA and CellGuide Partner to Offer Software GPS Solution on CEVA-XC  
 Printer friendly
 E-Mail Item URL

June 28, 2011 -- CEVA, Inc. and CellGuide, Ltd., a GNSS (global satellite navigation systems) solution provider, today announced a partnership to offer a software-based GPS solution for the CEVA-XC communications processor. Leveraging CellGuide's GPS/ GLONASS software IP, CEVA-XC licensees can add GPS capability to their processor designs without any hardware modifications or increase in die size.

CEVA-XC is a high-performance, scalable, low-power communication DSP designed specifically to overcome the stringent power-consumption, time-to-market and cost constraints associated with developing high-performance SDR (software defined radio) multi-mode solutions. It supports multiple air interfaces for various applications such as multi-mode cellular baseband, connectivity, digital broadcast and smart grid. The software-defined nature of the processor enables it to easily perform the intensive GPS computations, completely in software, eliminating the need for dedicated GPS baseband hardware within any CEVA-XC-based SOC design. CellGuide's GPS/ GLONASS software is specifically architected for integration into mobile processors and can run concurrently with other air interfaces allowing true SDR modem design.

Go to the CEVA, Inc. website to find additional information.

E-mail CEVA, Inc. for more information.

Read more about
CEVA, Inc.
and
CellGuide, Ltd.
on SOCcentral.com


Keywords: ASICs, ASIC design, DSP, digital signal processing, digital signal processors, IP, intellectual property, cores, CEVA, CellGuide,
600/34188 6/28/2011 695 106
Designer's Mall
Labor Day countdown banner
0.625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Progressive Static Verification Leads to Earlier and Faster Timing Sign-off


Graham Bell
VP of Marketing,
Real Intent

Odd Parity

Summertime and the Leavin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.71875