| Calypto Joins ARM Connected Community | | |
July 20, 2011 -- Calypto Design Systems, Inc. is a new member in the ARM Connected Community. As part of the ARM Connected Community, Calypto gains access to a full range of resources to help it market and deploy design platforms that enable developers to get ARM-powered products to market faster.
Calypto's SLEC (Sequential Logic Equivalence Checking) and PowerPro platforms are used by seven out of the top ten semiconductor companies and most leading consumer electronics companies.
"Our products help engineers improve the quality of their ARM hardening flow in two ways," said Doug Aitelli, CEO at Calypto. "PowerPro reduces the power of the ARM processor and surrounding SOC, and SLEC provides a comprehensive formal verification of the RTL to make sure that no functional errors were introduced during the ARM hardening process. This verification eliminates the need to re-design testbenches and re-run exhaustive simulations, enabling ARM users to tape out SOCs with ARM intellectual property faster."
PowerPro CG is used to help ARM's Connected Community reduce the power consumption of their ARM processors or the surrounding SOC designs. Using Calypto's patented Sequential Analysis Technology, PowerPro CG (Clock Gating) analyzes the design intent of the ARM processor and derives areas where additional clock gating can be implemented or improved. PowerPro then can be used to automatically or manually reduce the power consumption, and SLEC formally verifies the result. In addition, PowerPro MG (Memory Gating) reduces power in the memory sections of a design, creating controllers to shut off the memories for longer period of times. This saves dynamic power, through gating of the memory enable, or leakage power, through activation of light sleep mode.
Go to the Calypto Design Systems, Inc. website to find additional information.
| E-mail Calypto Design Systems, Inc. for more information.
Read more about
Calypto Design Systems, Inc.
on SOCcentral.com |
| Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, Calypto Design Systems, ARM-based microprocessors, MPUs, IP, intellectual property, cores, formal verification, equivalence checking, clocks, clocking, clock distribution, power analysis, power optimization, Calypto Design Systems, PowerPro, SLEC,
| | 600/34333 7/22/2011 853 101 | |
|
|
|
| | 0.734375 |
|
|
| Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054 | |
|
| | |
|
|
Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.
|
|
|
Exec Viewpoint
Maximizing the Value of Your Internal IP
Warren Savage
CEO, IPextreme
|
|
Exec Viewpoint
Yes, Virginia,
There Is a
Stitch-and-Ship
Dave Johnson
VP of Sales
Breker Verification
|
|
|
|
Barbara's Bytes
So, Just What
Is ESL
Barbara Tuck
Senior Editor,
SOCcentral
|
|
|
|
|
|
|
|
| Design Center |
| Whitepapers & App Notes |
|
|
|
|
|
| Live and Archived Webcasts |
|
|
|
|
|
| Newsletters |
|
|
|
|
|
|
About SOCcentral.com
Sponsorship/Advertising Information
|
|
|
