Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
Sidense Completes TSMC IP9000 Assessment for SiPROM NVM IP  
 Printer friendly
 E-Mail Item URL

August 2, 2011 -- Sidense Corp. announced today that the its SiPROM 1T-Fuse OTP macro family at 130nm has met the requirements of TSMC's rigorous IP9000 Assessment Program.

Sidense offers a complete line of off-the-shelf 130-nm macros covering bit counts from 8kbits to 512kbits. The 130-nm macro family has been used by customers to replace ROM, store secure keys and handle configuration-specific information for many applications including authentication, USB, HDMI, digital power management and PC camera controllers.

"As more of our OTP products pass the IP9000 Assessment requirements during the coming months, we continue to give our TSMC foundry services customers assurance that our 1T-Fuse-based OTP will meet the highest level of quality requirements over a wide range of process nodes and variants," said Rheal Gervais, Vice President of Operations at Sidense.

Sidense has licensed its 1T-Fuse-based OTP macros from 180nm to 40nm to over 70 new customer designs in the last four quarters.

Go to the Sidense Corp. website to find additional information.

E-mail Sidense Corp. for more information.

Read more about
Sidense Corp.
and
TSMC (Taiwan Semiconductor Manufacturing Company)
on SOCcentral.com


Keywords: ASICs, ASIC design, nonvolatile memory, non-volatile memory, NVM, one-time-programmable memory, OTP memory, IP, intellectual property, cores, Sidense, Sidense TSMC (Taiwan Semiconductor Manufacturing Company),
600/34390 8/2/2011 813 94


Designer's Mall
0.65625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.8125