Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
Chipus Provides IPs at SilTerra Technologies  
 Printer friendly
 E-Mail Item URL

September 12, 2011 -- Chipus Microelectronics has begun to design a set of low-voltage, low-power analog IPs for SilTerra 0.18-µm CMOS process. Chipus plans to provide power-management and data-converter IPs for both 0.18µm and 0.13µm nodes at SilTerra.

"The semiconductor industry in Brazil is gaining strong momentum with the rise of worldclass fabless companies and strong government support. With strong backing from the Malaysian government and proven technology and manufacturing capabilities, SilTerra can play a pivotal role in partnering with the Brazilian semiconductor industry to win in the fast growing global semiconductor market," said Yit Loong Lai, Senior Vice President of Sales and Marketing, Chipus.

Go to the Chipus Microelectronics website to find additional information.

E-mail Chipus Microelectronics for more information.

Read more about
Chipus Microelectronics
and
SilTerra
on SOCcentral.com


Keywords: ASICs, ASIC design, power-management IP, data-converter IP, intellectual property, cores, Chipus Microelectronics, SilTerra,
600/34614 9/13/2011 505 75


Designer's Mall
0.4072266



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4541016