Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
Posedge Announces High-Performance, Low-Gate-Count PE-SD3.01/ SDIO3.0 /eMMC4.5 Combo Device Controller IP  
 Printer friendly
 E-Mail Item URL

September 12, 2011 -- Posedge Inc. has announced the availability of its upgraded Combo Device Controller IP. The fully JEDEC-compliant Combo Device Controller IP is highly configurable and completely compatible with all SD3.01/ SDIO3.0 and eMMC4.5 protocols including ASSD2 (Advance Secure SD), eSD2.1 (Embedded SD) along with standard boot and alternate boot modes of operation.

The IP core supports a maximum capacity of 2TBytes and bandwidth up to 104MBps in SD mode and is fully UHS-1 compliant. In eMMC mode it can operate up to 200-MBps transfer rates with lowest gate count in the industry based.

Posedge's PE-SD3.01/ SDIO3.0/ MMC4.5 Combo Device Controller's "plug-and-play" bus interface lets users integrate with any system bus required for their SOCs. In addition, the full OVM environment enables the security needed to be ensure complete functionality in the final design.

Go to the Posedge, Inc. website to find additional information.

E-mail Posedge, Inc. for more information.

Read more about
Posedge, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, Combo Device Controller IP, intellectual property, cores, E-SD3.01, SDIO3.0, eMMC4.5, Posedge, system-on-chip, SoC,
600/34619 9/13/2011 544 75


Designer's Mall
0.765625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.828125