Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
Cortus Closes New Round of Investment to Fund Three-Year Development Plan  
 Printer friendly
 E-Mail Item URL

September 19, 2011 -- Cortus SA has announced the closure of a funding round. The investment from financial partners Credit Agricole Entreprises and Banque Dupuy de Parseval and institutional partners OSEO and the Region of Languedoc-Roussillon focus on international expansion and development. This funding round will now enable Cortus to significantly grow its business in Asia, Europe and North America.

Since starting in 2005, Cortus has completed the development of an extensive ecosystem for its APS3 core and achieved key design wins in a variety of rapidly growing market segments. The new funding secures the international expansion and development plans over the next three years allowing Cortus to scale its technical and business development activities. Cortus is now accelerating the recruitment of talented individuals for both engineering and sales roles.

The APS3 processor, with best-in-class computational performance, energy efficiency and silicon area, has been in volume production since the third quarter of 2008. The core has already been designed into applications as diverse as SIM card security, low-energy Bluetooth, video processing, touch screen controllers, automotive sensors and smart meters. APS3 licensees include Schneider, Taegee/ MagnaChip, E2V, Coronis/ Elster, SightIC/ Broadcom, Certicom/ RIM, PointChips, Discretix, CEA, AAI/ MicroSemi and StarChip.

Go to the Cortus SA website to find additional information.

E-mail Cortus SA for more information.

Read more about
Cortus SA
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, microprocessors, MPUs, Cortus,
600/34673 9/19/2011 486 74


Designer's Mall
0.875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.9101563