SOCcentral: Cadence and Dassault Systemes Expand Relationship for Greater Control and Management of Semiconductor Design Data (Dassault Systemes 34684)

You are at: The item(s) you requested.

Tuesday, June 18, 2013

Cadence and Dassault Systemes Expand Relationship for Greater Control and Management of Semiconductor Design Data

Printer friendly

E-Mail Item URL

September 20, 2011 -- Dassault Systemes has announced an expansion of its long-standing relationship with Cadence Design Systems, Inc. Designed to drive greater control and management of core product intellectual property (IP) during the development process, this collaboration enables IC designers within the Cadence Design Services team around the world to work more effectively.

"The delivery of high-quality IP requires close collaboration with design teams across geographies," said Tim Henricks, Vice President of Design Services for Cadence. "By implementing Dassault Systemes' ENOVIA DesignSync technology, we ensure tight collaboration between our R&D and design services teams, enabling us to rapidly deploy integration-ready, differentiated IP."

ENOVIA Synchronicity DesignSync Data Manager allows Cadence resources to standardize on a collaborative design environment that spans multiple locations across the world. This relationship adds to the longtime inclusion of DesignSync within the Cadence design services team and continues more than 10 years of cooperation.

Go to the Dassault Systemes website to find additional information.

Read more about
Dassault Systemes
and
Cadence Design Systems, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, design management, design collaboration, Dassault Systemes, Cadence Design Systems,

600/34684 9/20/2011 682 62

Designer's Mall

$4th Of July countdown banner$

0.3828125

Search site for:
Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction

David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification

Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP

Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy

Mike Donlin
The Write Solution
Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?

Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search
SOC Design ASIC Design ASIC Verification FPGA Design CPLD Design PCB Design DSP Design RTOS Development Digital Design	Analog Design Mixed-Signal Design DFT DFM IC Packaging VHDL Verilog SystemC SystemVerilog