Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Alvand Technologies Offers Analog/ Mixed-Signal IP in 28-nm Process  
 Printer friendly
 E-Mail Item URL

October 5, 2011 -- Alvand Technologies, Inc. today announced that it will be offering analog front-end (AFE) IP for wireless (MIMO) applications in GlobalFoundries' 28-nm foundry process.

This announcement follows Alvand's previously introduced MIMO AFE IP in 40LP process. This is Alvand's fifth-generation MIMO AFE IP, having previously offered its IP in 130-nm, 90-nm, 65-nm and 40-nm process nodes. Alvand's wireless MIMO IP has been successfully integrated into multiple IC products by manufacturers worldwide across different foundries. MIMO AFE modules are widely integrated into SOCs that target high-bandwidth wireless applications, including Wi-Fi, Wi-MAX and LTE mobile phone transceivers.

Alvand's highly integrated wireless MIMO AFE IP includes two 12-bit ADC cores, two 12-bit DAC cores, one 10-bit auxiliary ADC, one 10-bit auxiliary DAC and a low-jitter PLL. The IP is designed for extremely low-power operation for companies developing next-generation devices for high-volume wireless applications. It has been successfully integrated into multiple IC products that have entered mass production at manufacturers worldwide.

Alvand is a member of the GlobalSolutions program, an open and collaborative program to leverage the best IP, EDA, design services, mask making and assembly and test resources from around the world to deliver optimized solutions to the customers.

Go to the Alvand Technologies, Inc. website to find additional information.

E-mail Alvand Technologies, Inc. for more information.

Read more about
Alvand Technologies, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, analog design, mixed signal design, mixed-signal design, analog front-end (AFE) IP, intellectual property, cores, Alvand Technologies
600/34805 10/5/2011 451 71


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4804688