Page loading . . .

  
 You are at: The item(s) you requested.Monday, May 20, 2013
LG Electronics Accelerates Analog Simulation by 10X with Synopsys CustomSim  
 Printer friendly
 E-Mail Item URL

October 13, 2011 -- Synopsys, Inc. today announced that LG Electronics, Inc. has selected Synopsys' CustomSim FastSpice simulator for the verification of its advanced analog intellectual property (IP) and mixed-signal system-on-chip (SOC) designs. By deploying the CustomSim simulator, LG Electronics has accelerated verification of its analog IP and SOCs by an average of 10X over previous solutions, enabling designers to simulate more process corners with post-layout data to accurately model circuit behavior in silicon.

"Rapidly changing market forces in consumer electronics are driving us to deliver SOCs in a continuously shrinking time-frame. To achieve aggressive tape-out schedules, we need a circuit simulation solution that not only delivers superior performance but also has the capacity to simulate our largest designs with required accuracy," said Dr. Kirt (Kuk-Tae) Hong, mixed-signal group leader at LG Electronics. "Our evaluation clearly demonstrated CustomSim's superior performance and capacity advantage over other competing analog simulators. We have seen an average improvement of 10 times in analog IP verification throughput and are confident that CustomSim will meet our present and future transistor-level and mixed-signal verification needs."

The CustomSim simulator is an integral part of Synopsys' Discovery Verification Platform and delivers superior transistor-level verification performance and capacity for various classes of design, including custom digital, memory and analog/mixed-signal circuits. CustomSim provides a comprehensive suite of analysis features that include circuit electrical rule-checking, electromigration, IR-drop and MOS aging analysis. For full-chip mixed-signal verification, CustomSim is tightly coupled with Synopsys' VCS functional verification solution and CustomExplorer Ultra mixed-signal verification environment, providing a high-performance, advanced mixed-signal simulation and regression debug and analysis solution.

"With the complexity of mobile communication devices, system providers such as LG Electronics are designing integrated circuits that combine multiple functional blocks, including analog, custom digital, memory and mixed-signal circuitry in a single device," said Bijan Kiani, Vice President of Product Marketing at Synopsys. "CustomSim is delivering the performance and capacity needed to accelerate analog/ mixed-signal verification for complex analog IP and SOCs."

Go to the Synopsys, Inc. website to find additional information.

E-mail Synopsys, Inc. for more information.

Read more about
Synopsys, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, mixed signal design, mixed-signal design, circuit simulation, Spice, Spice-like, Synopsys, FastSpice, system-on-chip, SoC,
600/34861 10/13/2011 603 72


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375