Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, June 18, 2013
eMemory Receives TSMC IP Partner Award  
 Printer friendly
 E-Mail Item URL

November 14, 2011 -- eMemory Technology, Inc. announced today that it has once again received the TSMC IP Partner Award. This year's award, recognizing the contributions of TSMC's IP Alliance partners, is the second straight for eMemory. The award encompasses four major IP areas, including interface IP, analog/mixed signal IP, foundation IP, and specialty embedded memory IP. Selection is based on customer feedback, TSMC-9000 compliance, and technical support excellence.

"eMemory and TSMC began this long-term partnership in 2003," said eMemory President Rick Shen. "To date, TSMC has already manufactured over 1.5 million wafers with embedded eMemory NeoBit IP. This second receipt of the IP Partner Award acknowledges eMemory's technical ability and commitment to quality."

Go to the eMemory Technology, Inc. website to find additional information.

E-mail eMemory Technology, Inc. for more information.

Read more about
eMemory Technology, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, embedded memory, NeoBit IP, intellectual property, cores, eMemory Technology,
600/35830 11/14/2011 454 76
Designer's Mall
4th Of July countdown banner
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4921875