Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
ORSoC Introduces New OpenRISC FPGA-Development Board  
 Printer friendly
 E-Mail Item URL

November 22, 2011 -- ORSoC has designed a new OpenRISC FPGA-development board that is specially designed to match OpenRISC processor SOC designs. The board supports the most common interfaces, with a small physical size and easy connections/ debugging solution.

The board enables easy access to the OpenRISC platform and gives the designer a fast start. The board is shipped with a pre-defined OpenRISC SoC design and includes everything to make sure you have an OpenRISC processor system quickly up and running. ORSoC has also created a new VirtualBox-image with all OpenRISC tools pre-installed and with detailed how-to guides, focused on making sure that all users can get started easily using the OpenRISC processor FPGA design.

The development kit includes:
  • Altera Cyclone IV E, 22K LUT/
  • 32-Mbyte SDRAM .
  • 1-Mbyte SPI Flash.
  • SDIO micro connector.
  • Fast Ethernet.
  • USB "on-the-go" Host/Slave.
  • USB power, configuration, UARTs.
  • Expansion connectors (optional).

The board measures 80x40mm and contains two optional connectors on the bottom side with GPIO signals, making the board expandable. To make it easy for the end user, only one USB cable is needed to get started. The USB connector provides the following functions:
  • Power.
  • Two JTAG interfaces (used for programming the FPGA, external SPI-Flash and OpenRISC debugging via GDB).
  • Two UART interfaces.

This board is an all-in-one solution that combines hardware, FPGA reference design, software and a pre-installed VirtualBox-image with all the tools and how-to guides needed to get started easily.

Availability

The development board can be purchased in the OpenCores webshop.

Go to the ORSoC website for details.

E-mail ORSoC for more information.

Read more about
ORSoC
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, EDA, EDA tools, electronic design automation, microprocessors, MPUs, ORSoC, OpenRISC, development boards,
600/36143 11/22/2011 755 94


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4375