Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
EnSilica Announces New Design Center in India Focusing on Verification  
 Printer friendly
 E-Mail Item URL

January 4, 2012 -- EnSilica, Ltd. has opened a new design center in Bangalore, India to complement its existing design facilities in the UK. The new design center will be a center of excellence for the advanced verification of complex semiconductor products and IP. Verification services will be provided for both European and local customers based on a range of methodologies but with a particular focus on UVM (the Unified Verification Methodology) and SystemVerilog.

The new design center will also provide a scalable resource for projects requiring larger teams to accelerate timescales or deal with complex tasks as well as broaden EnSilica's design capabilities with the addition of new Verilog AMS (analog/ mixed-signal) modeling, physical-implementation and embedded software services. The new design center will also further extend EnSilica's existing turnkey ASIC and FPGA design capabilities with additional resources for developing EnSilica's own portfolio of IP including its eSi-RISC highly configurable 16/32-bit embedded processors, eSi-Comms range of communications IP and eSi-Crypto encryption IP.

EnSilica is actively seeking to recruit 30 skilled verification specialists for the new design center in 2012. Applicants will be required to demonstrate experience in creating effective and pragmatic verification strategies, architecting the test environment and driving the verification process to a successful, on-time and on-budget conclusion.

Go to the EnSilica, Ltd. website to find additional information.

E-mail EnSilica, Ltd. for more information.

Read more about
EnSilica, Ltd.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, verification, IP, intellectual property, cores, EnSilica,
601/37097 1/4/2012 571 83


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4882813