Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Moortec Extends Temperature Sensor IP Offering to Global Foundries 28-nm Process  
 Printer friendly
 E-Mail Item URL

January 4, 2012 -- Moortec Semiconductor, Ltd. is extending its embedded temperature sensor IP range to GlobalFoundries' 28-nm technology. The IP, which is already available on TSMC's standard 65-nm, 40-nm and 28-nm CMOS technologies, is typically applied for ASIC performance optimization, thermal management, device reliability, temperature sensing during device qualification (or burn-in) and device security.

"As silicon geometries shrink, on-chip temperature monitoring has become vital to optimize performance and to increase IC longevity," said Stephen Crosher, Managing Director of Moortec Semiconductor. "We are now committed to extending our IP offering to GlobalFoundries, which will further underline our position as a key vendor for this category of IP."

Go to the Moortec Semiconductor, Ltd. website to find additional information.

E-mail Moortec Semiconductor, Ltd. for more information.

Read more about
Moortec Semiconductor, Ltd.
on SOCcentral.com


Keywords: ASICs, ASIC design, temperature sensors, IP, intellectual property, cores, Moortec Semiconductor, GlobalFoundries, foundries, foundry services,
601/37099 1/4/2012 652 69
Designer's Mall
4th Of July countdown banner
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375