Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
Andes Technology Licenses SuperTest from ACE for Advanced Compiler Testing and Validation  
 Printer friendly
 E-Mail Item URL

February 13, 2012 -- Andes Technology Corp., a Taiwanese vendor of high-performance/ low-power 32- bit processor cores, has selected and licensed the SuperTest compiler test and validation suite from ACE Associated Compiler Experts. The SuperTest product will be used to enhance testing and validation of Andes' advanced compilation tools.

"ACE has been testing compilers for more than 30 years and we are pleased to apply itsr superior testing infrastructure in the SuperTest product to verify and validate our compilation tools," says Charlie Su, CTO of Andes Technologies. "While our compilation tools have a good reputation, we would like to further increase the test coverage for our customers and SuperTest is the right tool to secure the quality of our products."

Go to the ACE Associated Compiler Experts bv website to find additional information.

E-mail ACE Associated Compiler Experts bv for more information.

Read more about
ACE Associated Compiler Experts bv
and
Andes Technology Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, microprocessors, MPUs, IP, intellectual property, cores, EDA, EDA tools, electronic design automation, software development tools, ACE Associated Compiler Experts, SuperTest Andes Technology,
601/37789 2/13/2012 489 68


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375