Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
NXP Releases Dual Supply-Voltage ARM Cortex-M0 Microcontrollers  
 Printer friendly
 E-Mail Item URL

February 14, 2012 -- NXP Semiconductors today announced its LPC1100LV series, the first ARM Cortex-M0 microcontroller with dual supply voltage of 1.65V to 1.95V VDD and 1.65V to 3.6V VIO. The LPC1100LV series offers 50-MIPS performance in a tiny 2x2-mm footprint with over three times power reduction compared to similar 3.3-V VDD devices. The LPC1100LV platform is specifically designed for battery-powered applications ranging from mobile phones, tablets, Ultrabooks and mobile accessories to active cable, cameras, and portable medical electronics.

Using NXP's latest proprietary embedded Flash with 256-Byte erase sector and low leakage current, the LPC1100LV can handle linear current consumption at low clock frequency while reducing system power. For example, in a mobile system such as a smartphone, most system components are expected to remain mostly in sleep mode with very low current consumption. When a device is needed, fast wake-up and peak performance must be reached in a short amount of time. The LPC1100LV meets this demand with a 5-µs wake-up time.

NXP's LPC1100LV devices deliver 50MIPS of performance compared to the 1- to 5-MIPS performance typical of 8/16-bit MCUs. This high performance allows LPC1100LV to complete demanding tasks faster and to remain in active mode for a shorter period of time, further reducing the average current consumed by the device. Given the same task, LPC1100LV's unique 1.65-V to 1.95-V VDD low-voltage input offers more than three times power reduction compared to competitive Cortex-M0 devices using 3.3-V VDD input, and more than ten times compared to typical 8/16-bit MCUs.

Subsystems that can take special advantage of the LPC1100LV's MIPS performance include system security and authentication (including handling AES-256 encryption), system interface and controls (such as keypads and touchscreens), system peripheral controls (for audio and lighting), and for running software stacks (such as Bluetooth Low Energy radio).

Other key specifications for the LPC1100LV devices include:
  • Cortex-M0 CPU up to 50MHz.
  • 1.6-µA deep sleep current and 5-µs wake-up time.
  • Up to 8 kBytes SRAM and 32 kBytes Flash.
  • SPI, UART and I2C.
  • Up to 10-bit, 8-channel ADC with 400ksps.
  • Two 32-bit timers and two 16-bit timers.
  • 12-MHz oscillator at 1% accuracy.
  • WL-CSP25, HVQFN24 and HVQFN33 package options (BGA available).

Availability

The LPC1100LV is available in NXP's 2x2-mm Chip-Scale Package (WLCSP). Also available in a 5x5-mm HVQFN package and offering 1.8-V VDD and 3.3-V VIO dual voltage inputs for CPU and I/O, this option offers a unique level-shifting capability between SSP/SPI (3.3V) and I2C (1.8V). NXP is also offering customized combinations of SRAM, Flash and package for high-volume customers. Samples are available today for lead customers.

Go to the NXP Semiconductors website for details.

Read more about
NXP Semiconductors
on SOCcentral.com


Keywords: embedded system design, embedded systems, ARM-based microcontrollers, MCUs, IP, intellectual property, cores, NXP Semiconductors
601/37810 2/14/2012 379 51


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875