Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
GUC and Synopsys Achieve Design Milestone  
 Printer friendly
 E-Mail Item URL

March 13, 2012 -- Global Unichip Corp. (GUC) and Synopsys, Inc. today announced the tape out of 30 customer devices during the past four years using a combination of Synopsys' DesignWare IP and GUC's ASIC design services.

Under its Flexible ASIC business model, GUC brings custom ASIC products to market from nearly any point in the design chain. As a dedicated ASIC company without its own products or the burden of owning hard assets, such as foundries or tooling, GUC minimizes design barriers and speeds time-to-volume.

GUC and Synopsys have enabled the successful tape-out of 30 customer devices covering networking, wireless communication, consumer and computer markets based on 130-, 90-, 65- and 40-nm manufacturing-process nodes. The resulting designs have been implemented into a variety of products including digital cameras, PDAs, surveillance equipment, digital TVs and hard disk drives.

As a member of Synopsys' IP OEM Partner Program, GUC has access to Synopsys' extensive portfolio of proven DesignWare IP and technical support. The DesignWare IP portfolio consists of complete, silicon-proven IP for widely used interfaces such as PCI Express, USB, DDR, SATA, HDMI, MIPI, and Ethernet, as well as a broad range of analog IP, embedded memories and standard cell libraries.

Go to the Global UniChip Corp. website to find additional information.

E-mail Global UniChip Corp. for more information.

Read more about
Global UniChip Corp.
and
Synopsys, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, foundries, foundry services, DesignWare IP, intellectual property, cores, Global Unichip Corp. (GUC), Synopsys
601/38070 3/13/2012 470 73


Designer's Mall
0.59375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.765625