Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
OCP-IP Announces Online DATE Virtual-Conference Presentations   Featured
 Printer friendly
 E-Mail Item URL

March 13, 2012 -- The OCP International Partnership (OCP-IP) has again posted its annual online "Presentations from DATE (Design Automation and Test Europe)." The presentations offer a fresh opportunity to see the latest products, tools, and services utilizing OCP technology.

The presentations are freely available and discuss the diverse issues, challenges, and topics surrounding reusable IP, including: IP development, purchasing, interconnect, verification and testing, IP quality, network on chip (NOC) from OCP-IP member companies: Alpha Data, Atomic Rules, Cadence Design Systems, Carbon Design Systems, CAST, Duolog Technologies, OCP-IP’s Debug, Metadata, and NoC Benchmarking working groups, as well as, Sonics, Synopsys, and more.

"OCP-IP is dedicated to proliferating a common standard for intellectual property core interfaces that facilitate plug-and-play SOC design," said Ian Mackintosh, President and Chairman of OCP-IP. "Both our DATE presentations and our OCP-Inside presentation offer fresh opportunities to see the exceptional ways our members are leveraging both OCP and the infrastructure surrounding the OCP specification."

Go to the OCP International Partnership (OCP-IP) website for details.

E-mail OCP International Partnership (OCP-IP) for more information.

Read more about
OCP International Partnership (OCP-IP)
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores,
601/38078 3/13/2012 446 70


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375