Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Sidense Licenses 1T-OTP to Toumaz Microsystems for GlobalFoundries 65-nm Low-Power Process  
 Printer friendly
 E-Mail Item URL

March 13, 2012 -- Sidense Corp. has announced that it has fully qualified its 1T-OTP macros for GlobalFoundries' 65-nm LPe (low-power) process and has licensed OTP macros to Toumaz Microsystems for this process.

Sidense has a range of 1T-OTP macros available for GlobalFoundries' processes ranging from 180nm down to 28nm, supporting IO voltages down to 1.8V. Sidense's SiPROM 1T-OTP macros, which have completed full qualification for GlobalFoundries' 130-nm G and 65-nm G and LPe processes, are licensed to several customers including Toumaz Microsystems, a developer of ultra-low power wireless technologies for healthcare and consumer applications, at the 65-nm low-power process node.

"We chose Sidense OTP for code storage in our Telran transceiver platform due to its small footprint, low power consumption and scalability to advanced process nodes for future designs," said Alison Burdett, Toumaz's CTO. "Sidense OTP helps us to deliver devices that maximize battery life and meet performance needs."

Go to the Sidense Corp. website to find additional information.

E-mail Sidense Corp. for more information.

Read more about
Sidense Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, nonvolatile memory, non-volatile memory, NVM, one-time-programmable memory, OTP memory, IP, intellectual property, cores, Sidense,
601/38079 3/14/2012 463 68


Designer's Mall
0.421875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.5