Page loading . . .

  
 You are at: The item(s) you requested.Monday, May 20, 2013
Faraday Technology Allies with Arasan Chip Systems in MIPI DSI Receiver and MIPI D-PHY  
 Printer friendly
 E-Mail Item URL

March 26, 2012 -- Arasan Chip Systems, Inc. will join forces with Faraday Technology Corp. on MIPI DSI Device and MIPI D-PHY. The Arasan IP was integrated into Faraday's ASIC customer project in order to meet its tight development schedule.

"Arasan is one of the very few vendors that can provide silicon-proven IP within a very tight schedule," said Jensen Yen, Associate Vice President of Marketing and Spokesperson at Faraday. "We are glad to work with Arasan, and by their professional support, we thus lessen our RD effort and greatly shorten the integration lead time. The satisfying results have also proved that Arasan is one of the best IP partners with extensive MIPI expertise."

Arasan Chip Systems provides a most complete suite of MIPI compliant semiconductor IP solutions, which consists of IP cores and PHYs, verification IP, software stacks and drivers, hardware validation platforms, and optional customization services. These include IP for the CSI-2, DSI, HSI, LLI, SLIMbus, RFFE, D-PHY and M-PHY standards..

Go to the Arasan Chip Systems, Inc. website to find additional information.

E-mail Arasan Chip Systems, Inc. for more information.

Read more about
Arasan Chip Systems, Inc.
and
Faraday Technology Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, Mobile Industry Processor Interface, MIPI, Arasan Chip Systems, Faraday Technology
601/38122 3/26/2012 400 61


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375