Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
Open Virtual Platforms Selected by NEPHRON+ EU Research Project for Software Development Environment  
 Printer friendly
 E-Mail Item URL

March 26, 2012 -- NEPHRON+, an EU research project, has recently selected Open Virtual Platforms (OVP) tools for its software and test development environment. Key factors in its decision were ease-of-use and flexibility of OVP, as well as the availability of ARM processor models chosen for the electronics system.

The NEPHRON+ project is developing a wearable artificial kidney and personal renal-care system. According to Frank Poppen of OFFIS (the Institute for Information Technology of Germany), the lead institution in the consortium for the embedded software development, "OVP was selected because of the ease with which models are built and the flexibility in interfacing to other tools. The availability of the ARM processor model we needed, and the open source nature of the OVP models, were also important factors."

One of OFFIS's development milestones was to interface the OVP simulator, OVPsim, to the Simulink system simulator. This was done to enable testing of the target software, running directly on the processor in the virtual platform, with the full system environment. Due to the open nature of the OVP technology, OFFIS was able to write its own interface model, which is now available on the OFFIS website.

OVP processor models are instruction accurate, and very fast. OVP processor models employ a just-in-time code morphing engine to accelerate simulation speeds. Virtual platforms utilizing these OVP processor models can be created with the OVP peripheral and platform models. The processor models can also be integrated into SystemC/ TLM2-based virtual platforms using the native TLM2 interface available with all OVP models. The native TLM2 interface enables multiple instantiations of the processor models in a single virtual platform, just as any other component would be instantiated. The OVP simulator can also be encapsulated within the Eclipse IDE, enabling easy use for software developers.

The OVP library of fast processor models includes the complete families of the ARMv4, ARMv5, and ARMv6 architecture-based processors, as well as models of most of the processors in the ARM Cortex-M series and Cortex-A series processors. In addition to working with the OVP simulator, these models work with the Imperas Multiprocessor/ Multicore Software Development Kit, MSDK, which includes tools for multicore software verification, analysis and debug, including key tools for software development on virtual platforms such as OS and CPU-aware tracing, profiling and code analysis.

Go to the Open Virtual Platforms (OVP) website to find additional information.

E-mail Open Virtual Platforms (OVP) for more information.

Read more about
Open Virtual Platforms (OVP)
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, processor models, IP, intellectual property, cores, ARM-based microcontrollers, MCUs, ARM-based microprocessors, MPUs, Open Virtual Platforms (OVP),
601/38134 3/27/2012 345 67


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375