Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
Synopsys Offers VIP for the Emerging NVMe Storage Interface Protocol  
 Printer friendly
 E-Mail Item URL

March 26, 2012 -- Synopsys, Inc. has announced availability of verification IP (VIP) for Non-Volatile Memory Express (NVMe), an emerging storage protocol for connecting solid state drives (SSDs) directly to the PCI Express interface. The release of NVMe verification IP was enabled by Synopsys' recent acquisition of ExpertIO, which brought expertise and a strong portfolio of storage-based verification IP.

"NVM Express is a key enabler for high-performance PCIe SSDs," said Amber Huffman, chair of the NVM Express Working Group and Principal Engineer of the Intel Storage Technologies Group. "The availability of verification IP for NVM Express at this stage of development will enable faster adoption of this exciting new technology. We expect to see NVM Express SSD products shipping later this year."

NVMe provides a command set, queuing layer and register interface optimized for PCI Express-based SSDs. The NVMe verification IP is a new upper-level protocol layer that can be integrated with Synopsys' industry-proven ExpertIO PCI Express verification IP. To learn more, go to NVM Express.

Availability

The verification IP for NVM Express is available immediately with support for and UVM on major simulators.

Go to the Synopsys, Inc. website to find additional information.

E-mail Synopsys, Inc. for more information.

Read more about
Synopsys, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, verification IP, intellectual property, cores, Non-Volatile Memory Express (NVMe), SystemVerilog, Universal Verification Methodology, UVM, Synopsys
601/38135 3/27/2012 684 92


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375