Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
Analog Bits SerDes Achieves 10Gbps on Consumer Electronic Cables  
 Printer friendly
 E-Mail Item URL

March 27, 2012 -- Analog Bits, Inc. has unveiled a new cable-specific SerDes IP specifically targeting the cost-sensitive, yet performance demanding consumer cable market. The latest addition to the Analog Bits SerDes IP product line lets designers use low-cost cables with SerDes at either end to recover and re-time the signal and has been demonstrated with multiple cables including FFC ribbon, Micro-Coax and Dual-Coax.

The pin-configurable macro uses standard CMOS logic process devices and exhibits exceptional input sensitivity, jitter tolerance and sophisticated equalization. Its low pin count, low power and compact form factor (0.095 mm² active silicon area per lane) make it suitable for a variety of flip-chip and wire-bond packages embedded in connectors. The serial client interfaces can connect directly to SFPs and operate over a wide range of frequencies from 125Mbps up to 12.5Gbps.

Analog Bits' Programmable SerDes provides a Physical Media Attachment (PMA) Layer capable of signaling at multiple data rates and supports multi-protocol market needs including a wide range of AC-coupled high-speed serial communication standards requiring serial Clock Data Recovery (CDR)..

The PMA can be integrated with the available PCS to provide a PCI-Express Gen1/ Gen2/ Gen3 PHY solution, and has interface capability to allow integration with other customer-designed serial protocol PCS layers.

Go to the Analog Bits, Inc. website to find additional information.

E-mail Analog Bits, Inc. for more information.

Read more about
Analog Bits, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, serializer/deserializer, SerDes, Analog Bits
601/38145 3/28/2012 393 64


Designer's Mall
0.3898926



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4838867