Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Xilinx Offers Defense-Grade Virtex-6Q FPGA Family with Anti-Tamper and Anti-Counterfeit Features  
 Printer friendly
 E-Mail Item URL

March 27, 2012 -- Xilinx, Inc. has announced availability of the Virtex-6Q FPGA family, a high-performance defense-grade, programmable solution for major defense applications. NSA has reviewed the Xilinx SECMON) IP core and found that it provides a level of anti-tamper (AT) protection, which will further strengthen the secure capabilities of the Virtex-6Q family of FPGAs.

The review and evaluation for the SECMON Anti-Tamper IP core encompassed a rigorous and thorough examination of: requirements and architecture, source design code and test plans/procedures.

The programmable anti-tamper (AT) solution for Xilinx's Virtex-6Q FPGAs complements AT system applications overall, thus ensuring protection of system's critical technology as instructed by DoD 5200.39. A variety of support is available from Xilinx for AT implementation including software, IP, documentation, methodologies, working groups and expertise. The Xilinx secure solution yields higher levels of integration and reliability that benefit other applications such as commercial avionics systems.

In addition, the Virtex-6Q FPGA is the first product from Xilinx to feature easy-to-verify anti-counterfeiting features to combat the rising threat of fraudulent devices being introduced into defense systems worldwide. Features include a simple visual identification and confirmation of the products' authenticity based on the external Virtex-6Q FPGA package marking, as well as other built-in, multi-level Xilinx proprietary features assuring product verification.

In addition to its secure capabilities, defense-grade Virtex-6Q devices offer mask set control, ruggedized packaging, high-temperature environmental operation and longer product life when compared to pin-compatible commercial equivalents.

About the Virtex-6Q FPGA family

Virtex-6Q FPGAs are secure high-performance, defense-grade devices that are fabricated on a proven, low-power 40-nm, dual-oxide process technology with full support in the Xilinx ISE Design Suite, for seamless migration between prototyping and production.

The re-programmability of Virtex-6Q FPGAs allow mission-critical systems to overcome the limitations of traditional long-lead-time ASIC and ASSP approaches, making them ideal for the A&D industry, powering products in avionics, electronic warfare, missiles and munitions, MILCOM and Intelligence Surveillance Reconnaissance (ISR) systems. The Virtex-6Q family is available in I-temperature grade (-40°C to +100°C) as well as M-temperature grade (-55°C to +125°C).

Go to the Xilinx, Inc. website to find additional information.

Read more about
Xilinx, Inc.
on SOCcentral.com


Keywords: Virtex-6Q FPGAs, field programmable gate arrays, FPGA design, Security Monitor IP core, intellectual property, cores, Xilinx,
601/38159 3/28/2012 428 63
Designer's Mall
4th Of July countdown banner
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4848633