Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
TowerJazz Announces Availability of Its CMOS Image Sensor Platform in Multiple Fabs  
 Printer friendly
 E-Mail Item URL

April 23, 2012 -- TowerJazz has announced the completion of the transfer of its CMOS image sensor (CIS) technology from its Migdal Haemek, Israel facility to its U.S. fab in Newport Beach, Calif. providing multi-sourcing to better address its customers' needs. TowerJazz's CIS process has already been running in high volume in its Israeli plants, and is now available for U.S. customers that require on-shore manufacturing.

The CIS process enables the customization of pixels according to project needs and its performance (dark current, low noise and dynamic range) enables a rich offering for various digital imaging applications. For example, TowerJazz's presence in the industrial sensor market is growing significantly with new applications such as fingerprint detection for homeland security, traffic monitoring cameras and others. Integration of TowerJazz's NMOS pixel with its 0.18 analog CMOS provides a U.S.-based solution for specialty image sensors for aerospace and defense applications as well. In addition, TowerJazz's patented stitching technology overcomes photolithography tool limitations to seamlessly tile 5.5-micron pixel sections into a large pixel array, resulting in ultra-high resolution, high-quality color image sensors. This technology enables manufacturing of die sizes up to a single die per 200-mm wafer.



Go to the TowerJazz website to find additional information.

Read more about
TowerJazz
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, foundries, foundry services, CMOS image sensors, TowerJazz,
601/38297 4/23/2012 364 60


Designer's Mall
0.46875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.546875