Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
eMemory's Embedded MTP Solution Passes Verification in 65-nm Process Node  
 Printer friendly
 E-Mail Item URL

July 24, 2012 -- eMemory Technology, Inc. announced today that its embedded Multiple Times Programmable (MTP) memory silicon IP, NeoEE, has already passed electrical verification on a leading wafer fab's 65-nm process platform, and is expected to complete reliability verification by the end of 2012.

eMemory's 0.18-µm, 0.16-µm, and 0.11-µm NeoEE technology platforms have already passed verification at the primary wafer fabs of the Asia region, and will provide a more comprehensive layout of MTP eNVM silicon IPs with cost advantages that are expected to find application in SOC-related products such as near field communication (NFC), 2.4-GHz RFICs, RFID Tags, and Bluetooth controllers.

NeoEE is an embedded, non-volatile, high read-write-cycle memory technology. NeoEE can be written or erased up to 10,000 to 100,000 times, and due to its complete compatibility with current logic processes, no extra masks are needed to integrate NeoEE into different types of process platforms, which translates into an extremely low cost for adoption by semiconductor foundries. NeoEE also has distinct advantages of low power consumption and competitive silicon IP layout area.

NeoEE can provide functional blocks in two modes: EEPROM architecture or Flash architecture, and its primary function is application to consumer electronics, such as in storing pairing passwords needed by ICs, system execution-related settings data, and use status, etc. NeoEE is a perfect match for consumer electronics products needing embedded mid- to low-capacity storage with high reliability.

eMemory's silicon IP has already passed total output of 4 million customer wafers. With manufacturing platforms at 16 wafer fabs worldwide, eMemory's eNVM silicon IP can be applied in over 400 types of electronic products, including consumer electronics, as well as industrial and automotive applications. Looking forward, eMemory will provide comprehensive eNVM technology and platform layouts, including advanced process OTP and high-capacity MTP eNVM, so that eMemory eNVM solutions can be built into all kinds of manufacturing platforms to provide customers of different fields with comprehensive low-level to high-level product lines.

Posted by: John Miklosz

Go to the eMemory Technology, Inc. website to find additional information.

E-mail eMemory Technology, Inc. for more information.

Read more about
eMemory Technology, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, nonvolatile memory, non-volatile memory, NVM, eMemory Technology, eNVM
601/38887 7/24/2012 442 63


Designer's Mall
0.3916016



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375