Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
Signal Integrity Comparisons Between Stratix II and Virtex-4 FPGAs  
Company: Altera Corp.
 Printer friendly
 E-Mail Item URL

Signal integrity has become a critical issue in the design of high-speed systems. Poor signal integrity can mean increased engineering costs, delayed product releases, and even lost revenues. The opportunity cost of ignoring signal integrity can easily reach millions of dollars, given the importance of time-to-market in today’s semiconductor marketplace. The onus on sound signal integrity inevitably falls on the choice of FPGA in high-speed systems.

This white paper describes competitive benchmarks between Stratix® II and Virtex-4 FPGAs demonstrating a 2X signal integrity advantage for Stratix II FPGAs. This paper also describes the Altera design process to deliver industry leading signal integrity and the resulting technology within Stratix II FPGAs that enable this significant advantage.

Access the entire document on the Altera Corp. website.

E-mail Altera Corp. for more information.

Read more about
Altera Corp.
on SOCcentral.com


Keywords: Altera, FPGAs, Stratix II, Virtex-4, signal integrity,
205/11905 2/28/2005 8999 769
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.234375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.328125