Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
Take Designs from Algorithms to Artwork  
Publication: Chip Design Magazine
Contributor: Eagleware Corp.
 Printer friendly
 E-Mail Item URL

March 1, 2005 -- Traditional design and manufacturing processes fall into several distinct phases. These phases start with the initial algorithm development and end with successful system manufacture. While design processes vary between companies, the following phases are generally recognizable: algorithm design, architecture design, implementation, and manufacturing.

Historically, these phases have been managed using separate design software or processes. With older analog communications systems, there was generally no custom chip. It was easy to test individual parts of a system multiple times. Instead of using a tuning screwdriver on the testbench, experienced designers could often design a complete system with no software at all. Testing a complete system was as simple as speaking into a microphone and listening to the quality.

By Rob Lefebvre. (Lefebvre is the CTO/EVP of Eagleware Corp.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Chip Design Magazine website.

Read more about
Eagleware Corp.
on SOCcentral.com

Keywords: Chip Design Magazine, Eagleware, testing, design for manufacturing, DFM, design for test, DFT, EDA tools,
563/12369 3/1/2005 10252 1005


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25