Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
The Meaning of ESL Invites Confusion and Competition  
Publication: Chip Design Magazine
 Printer friendly
 E-Mail Item URL

March 1, 2005 -- Is it possible for any phrase that contains the word "system" to be precisely defined? By definition, a system is a collection of interacting items that form a unified whole. If you add the inherently complex nature of a semiconductor-based system to this all-encompassing definition, you have a real challenge when trying to define one of the hottest ongoing EDA methodologies and accompanying toolsets (i.e., electronic system level or ESL).

Not surprisingly, there is no shortage of definitions for ESL. Examples range from the specific to the overly vague. After a query of all of the major players, however, one definition receives general consensus: ESL development occurs at the next level of abstraction above RTL, which includes both hardware and software design. Jeff Jussel of Celoxica further clarifies this general definition by observing, "ESL is the area where design starts to incorporate more than simply hardware. It recognizes that a system starts at the specification. The implementation-whether in software or ASIC/FPGA or components-is driven by the needs of the end product."

By John Blyler, Chip Design magazine


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Chip Design Magazine website.

Keywords: Chip Design Magazine, electronic system level design, ESL,
563/12371 3/1/2005 10970 811


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25