Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
SPIRIT: Structure for Packaging, Integrating, and Re-Using IP within Tool Flows  
Publication: Chip Design Magazine
 Printer friendly
 E-Mail Item URL

May 1, 2005 -- Six companies started the SPIRIT Consortium in 2003. These companies had a common goal: to automate the handling of intellectual property (IP) in system-on-a-chip (SoC) design and verification flows. Their shared feeling was that this critical issue must be solved in order to enable nanometer designs. At the same time, they observed that the then-current efforts to solve this problem were not proceeding in a timely and effective manner. The group felt that an informal consortium of like-minded companies could be effective if they did the following: maintained a tight focus on their goals; committed to aggressive, well-defined schedules; and supported the effort with dedicated experts who could work together as a team.

The consortium’s initial goal is to provide a standard mechanism for importing IP into any EDA tool environment. It also strives to describe IP in such a manner that IP integration can be automated. The group’s further goals are to layer methodologies for verification and electronic system level (ESL) onto this standard mechanism.

By Victor Berman.


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Chip Design Magazine website.

Keywords: Chip Design Magazine, SPIRIT, intellectual property, IP,
563/13446 5/1/2005 3901 727


Designer's Mall
0.1601563



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.2304688