Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
DFT: A Systems Technology for System Chips  
Publication: Electronic Engineering Times (EE Times)
Contributor: Cadence Design Systems, Inc.
 Printer friendly
 E-Mail Item URL

March 3, 2003 -- "Recently, DFT elements have begun to show up in more and more large complex SoC devices. The concept of scan no longer raises the objections of overhead to the extent it used to. Yet, customers and vendors of DFT technology are still trying to realize the full potential of a comprehensive, structure-oriented DFT strategy as a consistent engineering interface platform.

"Systems companies traditionally have been vertically integrated and, thus, have been exposed to the individual difficulties and costs as well as the combined product life cycle effects of design, manufacturing, and product maintenance decisions. Being part of one company, systems house organizations are more motivated to develop and use a common methodology throughout the design, manufacturing, and product support chains than the different players in a disaggregated supply chain."

By Bernd Koenemann. (Koenemann is a Fellow, Cadence Design Systems, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Engineering Times (EE Times) website.

Read more about
Cadence Design Systems, Inc.
on SOCcentral.com

Keywords: Electronic Engineering Times, Cadence Design Systems, DFT,
568/1494 3/3/2003 10752 1022


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25