Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
ChipVision Design Systems AG  
Address: Fritz-Bock-Str.
              Oldenburg 26121 GERMANY
Phone: 49 441 35042 400
Website: www.chipvision.com/


The "Low Power Group" of OFFIS Systems and Consulting GMBH (OSC), which was established in 1999 as a commercial spin-off of OFFIS, an internationally renowned research institute, has now become ChipVision Design Systems. Because of its close links to the OFFIS research institute, ChipVision combines leading-edge technology expertise with a commitment to high-quality commercial solutions. ChipVision's low power technology is developed in cooperation with OFFIS and patents are pending.

SOCcentral Feature Articles

Design for Low-Power at the Electronic System Level

2/1/2005

Articles Online

A System-Level Methodology for Low-Power Design

5/2/2003

News

ChipVision PowerOpt Solution Adopted By Widex

10/27/2010

ChipVision Enhances PowerOpt with Major Advancements in Power Optimization and C++/ SystemC Language Support

7/7/2009

ChipVision Delivers Two ESL Power-Optimization Design Tools for Meeting Critical Power Budgets

4/22/2008

ChipVision ESL Technology Enables Interactive Creation of RTL Code Optimized for Low Power Consumption

5/14/2007

ChipVision Closes $6.4M Series B Round

10/31/2006


Go directly to ChipVision Design Systems AG for more company and product information.

Keywords: ChipVision Design Systems, EDA, Algorithmic Power Analysis (ESL),
206/1687 5/5/2003 10365 717
Rate this vendor's website (anonymous postings will be deleted)


Designer's Mall
4th Of July countdown banner
0.515625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.609375