Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
High-Speed PCB Design: Symmetry and Spinoffs  
Publication: eeDesign (EE Times EDA News)
Contributor: Zuken, Ltd.
 Printer friendly
 E-Mail Item URL

January 2, 2006 -- Nature’s plants and animals have a striking characteristic: symmetry. Symmetrical designs are simpler, more reliable, and reusable. Since nature is so fond of symmetry, it is surprising that we do not always apply the same logic to PCB layout. The reason for this paradox is, perhaps, the dominance of the schematic in electronic design — the viewing of connections as inanimate details. Even when signal integrity (SI) and electromagnetic compatibility (EMC) are considered, and net topology and power distribution measures employed, it is surprising how often problems are solved locally without considering how to maximize benefits. This article will show how, by considering symmetry and performing spin-off analysis, measures taken to control impedance and reduce distortion can yield bonus SI and EMC benefits.

By John Berrie. (Berrie is a Technology Partner with Zuken Technology Center.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the eeDesign (EE Times EDA News) website.

Read more about
Zuken, Ltd.
on SOCcentral.com

Keywords: eeDesign, Zuken, PCB design, signal integrity, EMC, EMI, EDA tools,
575/17539 1/2/2006 8578 791


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25