Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
An OCP TLM for Architectural Modeling  
Company: OCP International Partnership (OCP-IP)
 Printer friendly
 E-Mail Item URL

Over the last years Transaction Level Modeling has established itself as a valuable strategy to solve system-level design problems prior to the implementation phase. The System-Level Design Working Group of the OCP-IP consortium has contributed SystemC TLM channel packages and methodology guidelines to help the proliferation of this modeling paradigm since 2002. Meanwhile, SystemC in general and TLM in particular have been improved and standardized by Open SystemC Initiative.

The predominant use models for SystemC based Transaction Level Modeling (TLM) are the highly abstract Programmers View (PV) as well as fully cycle-accurate modeling for verification and HDL co-simulation. However, so far no methodology for abstract performance modeling has been established addressing HW/SW partitioning and architectural exploration.

We propose an Architects View (AV) TLM use-case, which is based on revised OCP Transaction Level 2 (TL2) and TL3 APIs. The goal is to allow SoC architects to identify and resolve bottlenecks in the organizations of the SW and HW architectures. Problems to be solved are e.g. the number of processors required, how different pieces of SW and algorithms will access main memory, and what interconnect approach can deliver the required communication bandwidth. The potential of the revised OCP TL2 and TL3 abstractions goes clearly beyond modeling of systems, which will use OCP protocol. In fact, the new TL2 and TL3 APIs enable unified modeling of arbitrary applications and architecture platforms above cycle accurate abstraction.

First, we give an overall picture of ESL design tasks and the corresponding TLM use-cases. The following chapters provide some technical background information on data handling in TLM models and the OSCI TLM standard. The main body of this document is on the OCP based AV design methodology itself, introducing the revised OCP API, demonstrating compliance with OSCI TLM standard, and in particular explaining in detail the Architects View use-case. The last two chapters deal with the widely used Programmers View use-case and the interoperability of PV and AV.

This methodology document is accompanied by an extensive example package, which provides the source code of all mentioned components, transactors as well as numerous examples. Please refer to the html documentation in the package for more details on its contents and usage. The example package is currently available to the members of OCP-IP. 1

Access the entire document on the OCP International Partnership (OCP-IP) website.

E-mail OCP International Partnership (OCP-IP) for more information.

Read more about
OCP International Partnership (OCP-IP)
on SOCcentral.com


Keywords: OCP International Partnership (OCP-IP), transaction level modeling, TLM, intellectual property, IP, cores,
205/17702 1/20/2006 12851 744
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.234375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.328125