Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
Designers Cast a Skeptical Eye on Mixed-Signal SOCs   Featured
Publication: EDN Magazine
 Printer friendly
 E-Mail Item URL

May 11, 2006 -- The easiest lesson to draw from the consumer-electronics market is that integration is everything. Mobile beats portable. Palmtop beats mobile, and shirt pocket trumps palmtop. Even in desktop devices, such as game consoles, sleek packaging and low-manufacturing-cost targets depend on ever-higher levels of integration. This trend is not limited to low-cost consumer electronics. Perhaps inevitably, military, automotive, medical, and even industrial applications are demanding the capabilities that consumers want. The integration trend will likely spare only the largest and lowest volume system designs.

But the classic tool of integration, the SOC (system on chip) is running up against a technological barrier. SOCs advance by vacuuming up all the digital functions in a system until there is nothing of significant cost or function left outside the chip. But this approach eventually undermines its own success: When nothing is left to vacuum up, integration is over. Many system designs are approaching that state today. The SOC has absorbed all of the significant digital blocks, leaving only commodity parts, such as mass memory and passive components, with one big exception. Most systems still contain significant cost and functions in precision analog or RF blocks that have remained outside the SOC. Accordingly, these blocks have become the next frontier for SOC integration.

By Ron Wilson, EDN Executive Editor


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Keywords: EDN Magazine, system-on-chip, SoC, mixed signal, mixed-signal,
575/18965 5/11/2006 6106 445


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25