Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Certess, Inc.  
Address: 135 Commonwealth Drive
              Menlo Park, CA 94025 USA
Phone: 408-887-1880
Email: www.certess.com/index.php/contacts/
Website: www.certess.com/index.php/home


Certess is a venture-funded EDA company developing technology concentrating on functional verification. Its technology enables engineers to measure and increase the quality of their verification environment for design blocks and IPs. Analysis by Certess' patent pending technology identifies specific areas of the design where the verification environment is weak. It also delivers to engineers and managers an objective measure of the quality of the verification environment. Based on this measurement, the allocation of verification resources can be optimized which results in reduced time to the desired quality level for all blocks and IPs.

Articles Online

Functional Qualification: A Technical Brief

3/2/2009

EDA Needs Functional Qualification

10/7/2008

An Automated and Objective Measure of Functional Verification Quality

6/26/2007

News

SpringSoft Completes Acquisition of Certess

3/18/2009

Certess Announces First C-Level Functional Qualification Tool

2/26/2009

SpringSoft to Acquire Certess

2/23/2009

Certess Announces Toshiba's Deployment of Its Functional Qualification Solution

6/6/2008

Certess' Certitude Extends Functional Qualification to Include Designs Created in SystemVerilog

5/16/2008

Certess Functional Qualification Solution Broadly Adopted by STMicroelectronics

3/6/2008

Certess Certitude Improves Verification Strategy at Juniper Networks

8/2/2007

Certess Expands in Europe

7/9/2007

Certess Selects Verific as HDL Component Software Provider

5/30/2007

Certess Launches Certitude to Enable the Functional Qualification of Electronic Designs

5/7/2007


Go directly to Certess, Inc. for more company and product information.

Keywords: Certess, EDA,
206/19667 7/17/2006 8924 405
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.515625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.609375