| A Holistic Approach to System-Level Design andVverification Success | Publication: EE Times EDA Designline Contributor: Cadence Design Systems, Inc.
| | |
October 9, 2006 -- Over the last ten years, electronic design complexity has increased exponentially while design techniques and methodologies have expanded only incrementally. From specification to verification and implementation, the current approach is to have varying teams operate independently on an informal specification and channel of communication. This technique worked previously because overall product advancements had been highly associated with hardware innovations. However, as other criteria become vital in the design chain, a major shift in design activity is occurring. We are clearly moving to a "holistic verification approach" that takes into account all aspects of design such as hardware, software, mechanical, and power to form the basis of system-level design and verification.
Compared with a typical ASIC design, full system-level design and verification demands are at a minimum ten times larger. However, similar to isolated design teams performing specific tasks, the system-level design and verification market is highly fragmented with various niche solutions isolated from each other and not well integrated. As a result, the adoption of full system-level solutions has been painfully slow.
By Ran Avinun. (Avinun is a Marketing Group Director within the verification division at Cadence Design Systems, Inc.)
This brief introduction has been excerpted from the original copyrighted article.
View the entire article on the EE Times EDA Designline website.
Read more about Cadence Design Systems, Inc. on SOCcentral.com |
| | Keywords: EE Times EDA Designline, Cadence Design Systems, electronic system level design, ESL, verification, EDA tools,
| | 575/20758 10/9/2006 10213 557 | |
|
|
|
|
| | 0.15625 |
|
|
| Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054 | |
|
| | |
|
|
Subscribe to SOCcentral's SOC Explorer Newsletter and receive news, article, whitepaper, and product updates bi-weekly.
|
|
|
Exec Viewpoint
Maximizing the Value of Your Internal IP
 Warren Savage CEO, IPextreme
|
|
Exec Viewpoint
Yes, Virginia, There Is a Stitch-and-Ship
 Dave Johnson VP of Sales Breker Verification
|
|
|
|
Barbara's Bytes
So, Just What Is ESL
 Barbara Tuck Senior Editor, SOCcentral
|
|
|
|
|
|
|
|
| Design Center |
| Whitepapers & App Notes |
|
|
|
|
|
| Live and Archived Webcasts |
|
|
|
|
|
| Newsletters |
|
|
|
|
|
|
About SOCcentral.com
Sponsorship/Advertising Information
|
|
|