Page loading . . .

  
 You are at: The item(s) you requested.Thursday, June 20, 2013
Battling bugs: Embedded Debugging Tactics   Featured
Publication: EDN Magazine
Contributor: Freescale Semiconductor, Inc.
 Printer friendly
 E-Mail Item URL

December 1, 2006 -- Ddebugging today refers to the process of understanding a program failure and removing the defective code. A failure includes any small deviation from the original intention, and removing the defective code is much better than adding correction code. In an ideal situation, all characteristics, such as bus and register values of a system, would be accessible at any time for monitoring and modification. But with ICs moving toward SOCs (systems on chips), accessibility becomes more difficult.

Debugging hardware is about providing as much access as possible to the internal resources of an embedded system, either through observing characteristics of the system, such as CPU states and PC values, or by changing system parameters. You can debug embedded systems in the early stages of design with simple techniques, such as logging and monitors, or you can use more recently developed methods for multicore SOCs, such as tracing, cache debugging, and cross-triggering. This article focuses not on how to write or debug the code, but on which embedded hardware IP (intellectual property) is available and which aspects of debugging this IP addresses.

By Bertrand Déléris. (Déléris is a systems-architect engineer at Freescale Semiconductor, Inc.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Read more about
Freescale Semiconductor, Inc.
on SOCcentral.com

Keywords: EDN Magazine, Freescale Semiconductor, debug, debugging, JTAG, boundary scan, system-on-chip, SoC, EDA tools,
575/21125 12/1/2006 9416 587
Designer's Mall
4th Of July countdown banner
0.234375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.28125