Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, June 18, 2013
Test Data Provides Yield Improvement Metrics  
Publication: EE Times EDA Designline
 Printer friendly
 E-Mail Item URL

January 22, 2007 -- Design for Yield (DFY) tools are expected to improve product yield. Design for Manufacturing (DFM) tools are expected to prevent yield loss. Speculation of the value of DFM or DFY technology can easily be delineated by simply validating simulated or predicted results using test data from wafer probe. In the absence of measured silicon the credibility of the DFM or DFY tools will be challenged. Therefore a common definition of product yield improvement metrics that are understood by test, manufacturing, design, and product engineers is the first step in design tools predicting product yield improvement. Once defined, tools to simulate or predict the expected silicon result can then use these metrics.

By Mark Rencher. (Rencher is President of Pivotal Enterprises.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times EDA Designline website.

Keywords: EE Times EDA Designline, Pivotal Enterprises, design for manufacturing, design-for-manufacturing, DFM, design for yield, design-for-yield, DFY, EDA tools,
579/21653 1/22/2007 7310 501
Designer's Mall
4th Of July countdown banner
0.171875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25