Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
Plato Networks, Inc.  
Address: 2855 Kifer Road, Suite 204
              Santa Clara, CA 95051 USA
Phone: 408-988-2600
Email: marketing@platonetworks.com
Website: www.platonetworks.com/index.html


Plato Networks is developing innovative physical layer ICs to address next-generation I/O requirements in the data center. Based on its unique approach to signaling technology, Plato Networks products are more reliable over existing data center cabling, consume less power, travel further, ensure scalability, and minimize silicon and board real estate through greater integration when compared with competing solutions on the market.

News

Library Technologies and Plato Networks Cooperate on Process Variation Analysis

3/6/2008

Plato Networks Adopts Tensilica's Diamond Standard 108Mini for Upcoming 10Gigabit PHY Design

2/12/2007


Go directly to Plato Networks, Inc. for more company and product information.

Keywords: Plato Networks, fabless, digital ICs,
206/21707 2/12/2007 981 203
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.5



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.671875