Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Improve Performance and Reduce Power Consumption in Mixed-Signal Designs  
Publication: EE Times RF & Microwave Designline
Contributor: Peregrine Semiconductor Corp.
 Printer friendly
 E-Mail Item URL

February 14, 2007 -- Designing high-reliability satellite communications systems is perhaps the most challenging mixed-signal design task. In addition to withstanding a wide range of temperatures and radiation, these systems also have to offer unprecedented levels of performance and reliability. Once the domain of only the military, space applications are now also fully entrenched in commercial markets, so cost and size have become key drivers for devices and components used in these applications as well. And, because of the lack of a ready power supply, one of the greatest concerns for satellite communications designers may be power consumption.

As a result, satellite system designers need devices with high levels of design flexibility and performance combined with low power consumption. By constructing their designs with devices built using UltraCMOS technology, a cost-effective silicon on insulator (SOI) technology on a sapphire substrate, they can satisfy design needs that could not be met with traditional GaAs and bulk CMOS alternatives.

Phase locked loops (PLLs), intermediate frequency (IF) integrated subsystems, and prescalers are some of the major mixed-signal (RF and digital) devices now being used in space applications. When implemented in UltraCMOS, they can lead to the design of lighter, smaller, higher-performing, lower-cost satellite systems that cost less to launch.

By Dr. Ronald Reedy. Reedy is CTO of Peregrine Semiconductor

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times RF & Microwave Designline website.

Read more about
Peregrine Semiconductor Corp.
on SOCcentral.com

Keywords: EE Times RF & Microwave Designline, Peregrine Semiconductor, RF, analog/mixed-signal, PLLs, phase locked loops, power analysis, power optimization, CMOS,
579/21774 2/14/2007 8212 464
Designer's Mall
4th Of July countdown banner
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25