Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
Signal Integrity Analysis in Wireless SoCs  
Publication: EE Times EDA Designline
Contributor: Coupling Wave Solutions (CWS)
 Printer friendly
 E-Mail Item URL

May 14, 2007 -- The growing demand for cheap consumer wireless applications calls for unprecedented levels of integration. Huge digital IPs, such as microprocessors, digital signal processors, or encryption engines, are being assembled together with analog blocks " e.g. power supply control, data conversion " and radio-frequency (RF) " LNA, VCOs, mixers. The former, aka the aggressor, generates lots of interfering noise, which gets disseminated through the entire system to finally degrade the operation of the most sensitive circuitry (the victim).

The entire electrical signal integrity (ESI) mechanism is very complex. It affects digital operation through IR drop, crosstalk and delay, as well as analog and RF. For the latter, the impact is rather more complicated as very small noise level will produce dramatic influences at any time, and not only in the neighborhood of specific signal transitions as occurs in the digital domain.

In summary, noise impacting analog and RF victims is produced by circuits manipulating large electrical signals at high frequencies. These aggressors are any combination of digital, analog or RF functions drawing significant amounts of current on the power supplies which, because of the various physical interconnect and package parasitics involved, result in considerable supply bounce.These parasitics also prevent a perfect collection of all the noise from the aggressors to off-chip, and the remaining noise gets propagated through a combination of substrate, interconnect and package parasitics. Noise injection happens across a wide range of various mechanisms, conductive through substrate biasing contacts, capacitive from source-drain junctions or metal capacitances, as well as well-substrate junctions. The noise disseminating across the whole system is further filtered when transferred through the RC substrate coupled to the RLC parasitics from both interconnect and package.

Among all the challenges to address ESI impact on analog and RF victims, modeling noise generation and injection is particularly tricky. The issue is to collect the many power supply and substrate currents in both time and frequency domains.

By François Clement. (Clement is the CTO at Coupling Wave Solutions.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times EDA Designline website.

Read more about
Coupling Wave Solutions (CWS)
on SOCcentral.com

Keywords: EE Times EDA Designline, Coupling Wave Solutions (CWS), RF, signal integrity, noise, crosstalk, system-on-chip, SoC, ASIC design, PCB design, EDA tools,
579/22897 5/14/2007 7902 508


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25