Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 26, 2013
Mirabilis Design, Inc.  
Address: 1159 Sonora Court, Suite 116
              Sunnyvale, CA 94086 USA
Phone: 408-844-3234
Email: info@mirabilisdesign.com
Website: www.mirabilisdesign.com/index.html


Mirabilis Design is a systems engineering solution provider for performance analysis, power estimation and architecture exploration of electronics and real-time software. The company's primary product, VisualSim, is used for performance, functionality and power exploration of IC, SoC, FPGA, boards and real-time software. Models are constructed in a graphical block diagram editor using parameterized modeling blocks provided in VisualSim, Third-Party IP in SystemC or C, and custom Java/C/C++/Script and SystemC. Multi-levels of abstraction including traffic, queuing, performance (untimed and timed), transaction-level and cycle-accurate are supported in a single model.

Articles Online

Comparing AMBA AHB to AXI Bus Using System Modeling

8/16/2010

Exploring Multicore Power Management with Modeling and Simulation

6/29/2010

Rethinking the System Design Process

7/23/2007

News

MindTree Adopts Mirabilis Design's VisualSim for Architecture Exploration Services

3/20/2009


Go directly to Mirabilis Design, Inc. for more company and product information.

Keywords: Mirabilis Design, EDA, Application Engine Compilers, Target Compilers (ESL), Processor/Memory - Architect’s Workbench, Processor/Memory Design Entry and/or Analysis (ESL), Design Exploration & Simulation (ESL),
206/23354 7/23/2007 9583 376
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.53125



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.625