Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
TDR: Taking the Pulse of Signal Integrity  
Publication: EDN Magazine
 Printer friendly
 E-Mail Item URL

September 3, 2007 -- Time-domain reflectometry will help you design and troubleshoot cables, connectors, fast PCB traces, and high-speed packages. With TDR instruments, you can ensure the signal integrity of fast digital signals as they travel across your system. Both analog and digital engineers need to understand and use these techniques.

September 3, 2007 -- TDR (time-domain-reflectometry) measurements can provide a direct representation of the signal integrity of a cable or PCB (printed-circuit-board) trace and can analyze ICs’ performance and failure. A TDR setup sends a fast pulse down the cable or PCB trace and displays the returning reflections, which indicate changes in impedance. The impedance changes can be radical, such as an open or a short, or they can be as subtle as the few femtofarads that a PCB via adds. The technique, in the form of OTDR (optical TDR), takes advantage of the equivalence between dielectric constants in electronic systems and the index of refraction in optical systems.

By Paul Rako, EDN Technical Editor

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Keywords: EDN Magazine, time domain reflectometry, TDR, PCB design, signal integrity, EDA tools,
579/23713 9/3/2007 8061 485


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25